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Abstract 
 
The semiconductor industry is confronted with serious challenges as the push continues toward 
scaling transistors into the 22-nm technology node and beyond. The most important among these 
challenges is the diminishing gate control over the channel, which manifests itself in the form of the 
increased short-channel effects (SCE) and leakage currents. One approach to countering these effects 
is introducing new materials for improved performance, either into the gate stack, the channel, or the 
source/drain extension regions. However, even with the introduction of these new materials, leakage 
will continue to be a serious problem. Hence, alter device architecture are being explored which 
processes inherently better robustness to SCE. Among this alternatives, multiple-gate FETs, also 
known as FinFET or gate wrap-around FETs, are emerging as promising candidates. 
In a FinFET, the gate wraps around a thin slice of silicon, also known as a “fin”, and current 
flows along the top and side surface of the fin. This wrap-around nature of the gate enhances the gate 
control over the channel, thus reducing the SCE and leakage currents. Furthermore, fabrication of 
FinFET is compatible with that of conventional CMOS, thus making possible very rapid deployment 
to manufacturing. 
From a circuit-design perspective, FinFET provides IC designer with more options to innovate. 
For instance, FinFET device can directly substitute the CMOS in the existing applications by using 
the shorted-gate FinFET in which two FinFET gates are tied together. Additionally, the low-power 
mode of FinFET device in which the back-gate bias is tied to a reverse-bias voltage is often employed 
in the low-power design in that it can reduce subthreshold leakage. Last but not least, the 
independent-gate FinFET emerges as an interesting device so that IC designers have a variety of 
choices to flexibly use the two gates of FinFET for difference tasks. 
In this thesis, independent-gate FinFET are our concern with two designs being included. The 
first work presents a novel methodology for IC speed-up in 32nm FinFET. By taking advantage of 
independently controlling two gates of IG-FinFET, a boosting structures is developed to improve the 
signal propagation on interconnect significantly. In the second work, a digital voltage sensor design is 
illustrated. Based on the operation of a p-type FinFET in low-power mode and independent-gate 
mode, a new technique for designing a controllable delay element (CDE) with high linearity is 
presented. Then, we develop a 9-bit digital voltage sensor with a voltage range of 0.7 – 1.1 V and 50 
mV resolution. The proposed voltage sensor can operate with ultra-low power, a wide voltage range, 
and fairly high frequency. 
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Chapter I 
Introduction to Nanotechnology 
The scaling of the MOSFET has delivered astronomical increases in transistor density and 
performance, leading to more chip functionality at higher speeds. After enjoying a nearly four-decade 
ride as the top semiconductor technology for implementing Integrated Circuits (ICs), the era of single-
gate complementary metal-oxide semiconductors (CMOS) is coming to an end. The main roadblock 
to continued success is the leakage issue. Increased leakage stems from decreased oxide thickness, 
higher substrate doping, and decreased channel length. A lowered threshold voltage to obtain better 
performance at lowered operating voltages further exacerbates the leakage problem. Additionally, the 
continued-shrinking proximity of source and drain reduces the effective control of the gate over the 
channel, accentuating the Drain Induced Barrier Lowering (DIBL) effect. Hence, alternate device 
architectures are being explored which possess inherently better robustness to short-channel effect. 
Among these alternatives, multiple-gate FETs, also known as FinFET or gate wrap-around FETs, are 
emerging as promising candidates [1]-[3]. This chapter provides a general overview of the process of 
down scaling of CMOS device, the constraint of shrinking the channel and introduces the fundamental 
characteristic of FinFET.  
1.1. CMOS Technology 
1.1.1. CMOS Structure 
Figure 1-1 shows a structure of a complementary metal-oxide-semiconductor (CMOS) device. 
CMOS is classified into n-type MOS (NMOS) and p-type MOS (PMOS). Fabricated on a p-type 
substrate, the NMOS device consists of two heavily doped n regions forming the source and drain 
Figure 1-1: Structure of CMOS device 
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terminals, a heavily- doped (conductive) piece of polysilicon operating as the gate, and a thin layer of 
silicon dioxide (SiO2) insulating the gate form the substrate. The useful action of the NMOS device 
occurs in the substrate region under the gate oxide. Note that the structure is symetric with respect to 
S and D. In practice, NMOS and PMOS devices are fabricated on the same wafer (substrate). For this 
region, one device type can be placed in a local substrate, usually called a well. In most of today’s 
CMOS processes, the PMOS device is fabricated in an n-well. Note that the n-well must be connected 
to a potential such that S/D junction diodes of the PMOS transistor remain reverse-biased under all 
conditions. 
1.1.2. Scaling Process of CMOS 
Smaller MOSFETs are desirable for several reasons. The main reason to make transistors smaller is 
to pack more and more devices in a given chip area. This results in a chip with the same functionality 
in a smaller area, or chips with more functionality in the same area. Since fabrication costs for a 
semiconductor wafer are relatively fixed, the cost per integrated circuits is mainly related to the 
number of chips that can be produced per wafer. Hence, smaller ICs allow more chips per wafer, 
reducing the price per chip. In fact, over the past 40 years the number of transistors per chip has been 
doubled every 2–3 years once a new technology node is introduced. For example the number of 
MOSFETs in a microprocessor fabricated in a 45-nm technology can well be twice as many as in a 
65-nm chip. This doubling of transistor density was first observed by Gordon Moore in 1965 and is 
 
Figure 1-2: Moore’s law in Microprocessors [Courtesy, Intel] 
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commonly referred to as Moore's law (Figure 1-2). 
It is also expected that smaller transistors switch faster. For example, one approach to size reduction 
is a scaling of the MOSFET that requires all device dimensions to reduce proportionally. The main 
device dimensions are the transistor length, width, and the oxide thickness, each scale with a factor of 
0.7 per node. This way, the transistor channel resistance does not change with scaling, while gate 
capacitance is cut by a factor of 0.7. Hence, the RC delay of the transistor scales with a factor of 0.7. 
1.2. Short-Channel Effects 
The operation of a contemporary transistor may show some important deviations from the model 
we have presented thereto. These divergences become especially pronounced one the dimensions of 
the transistor reach the deep submicron realm. At that point, the assumption that the operation of a 
transistor is adequately described by a one-dimensional model is no longer valid. Two- or even three-
dimensional models are more appropriate. The understanding of some of these second-order effects 
and their impact on the device behavior is essential in the design of today’s digital circuit. In fact, 
small-geometry effects arise because several factors deviate the scaling from the ideal scenario: 
 The electric fields tend to increase because the supply voltage has not scaled proportionally. 
 The depth of S/D junctions cannot be reduced easily. 
 The mobility decreases as the substrate doping increases. 
 The subthreshold is not scalable. 
1.2.1. Threshold Voltage Variation 
As the device dimensions are reduced, this model gets inaccurate, and the threshold potential 
becomes a function of channel length L, channel width W and voltage between drain and source VDS. 
  
Figure 1-3: Variation of threshold with channel length [4] 
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Two-dimensional second-order effects that were ignorable for long-channel devices suddenly gain 
significance. In the traditional derivation of the VTO, for example, it is assumed that the channel 
depletion region is solely due to the applied gate voltage, and all depletion charge beneath the gate 
originates from the MOS field effects. This ignores the depletion regions of the source and reverse-
biased drain junction, which become relatively more important with shrinking channel lengths. Since 
a part of the region below the gate is already depleted (by the source and drain fields), a smaller 
threshold voltage suffices to cause strong inversion. In other words, VT0 decreases with L for short-
channel devices (Figure 1-3).  
A similar effect can be obtained by raising the drain –source voltage, as this increases the width of 
the drain-junction depletion region. Consequently, the threshold decreases with increasing VDS. This 
effect, known as drain-induced barrier lowering, or DIBL, causes the threshold potential to be a 
function of the operating voltage (Figure 1-4). For high enough values of the drain voltage, the source 
and drain regions can even be shorted together, and normal transistor operation ceases to exist. In 
essence, the drain introduces a capacitance C’d that raises the surface potential in a manner similar to 
Cd. As a result, the barrier to the flow of charge and hence the threshold voltage are decreased. 
Since the majority of the transistors of the transistor in digital circuit are designed at the minimum 
channel length, the variation of the threshold voltage as a function of the length is almost uniform 
over the complete design, and is therefore not much of an issue except for the increased sub-threshold 
leakage currents. More trouble is the DIBL, because this effect varies with the operating voltage. For 
example, this is a problem in dynamic memories. The leakage current of a cell- this is, the 
subthreshold current of the access transistor- becomes a function of the voltage on the bit line, and 
depends upon the applied data patterns. From the cell perspective, DIBL manifests itself as a data-
dependent noise source. 
 
          
Figure 1-4: Variation of threshold with channel length [5] 
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1.2.2. Punch-through  
In short-channel CMOS devices, the drain current will increase in some cases in which a parasitic 
current path exists between drain and source. This part of the drain current called punch-through is 
poorly controlled by the gate contact since the current path is located deeper in the bulk, farther away 
from the gate. It adds to the subthreshold leakage current leading to increased power consumption. 
Therefore, punch-through should be avoided whenever possible. 
The actual amount of punch-through current depends mainly on the potential distribution under the 
channel. If the depletion area around the drain well extends too far to the source side, the potential 
barrier between source and drain will be lowered and carriers will start to move from source to drain 
(Figure1-5). Therefore, punch-through highly depends on the applied drain voltage and on the 
source/drain junction depths. 
1.2.3. Output impedance variation with Drain-Source Voltage 
In modeling channel-length modulation, it is often assumed that the output impedance of the 
transistor r0 is constant in the saturation region. In reality, however, r0 varies with VDS and channel 
length L. In short-channel devices, as VDS increases further, drain-induced barrier lowering becomes 
significant, reducing the threshold voltage and increasing the drain current. At sufficiently high drain 
voltages, impact ionization near the drain produces a large current (flowing form the drain into the 
substrate), in essence lowering the output impedance. The overall behavior of r0 is plotted in Figure 1-
6. The variation of r0 gives rise to nonlinearity in many circuits. In op amp, for example, as the output 
varies, so does the output impedance of the cascade devices and hence the voltage gain of the circuit. 
Furthermore, impact ionization limits the maximum gain that can be obtained from cascade structures 
because it introduces a small-signal resistance from the drain to the substrate rather than to the source. 
 
Figure 1-5: Leakage current in the between source and drain in short-channel length [6] 
 
6 
 
1.2.4. Velocity saturation  
The transconductance of the MOSFET decides its gain and is proportional to hole or electron 
mobility (depending on device type), at least for low drain voltages. Since MOSFET size is reduced, 
an important consequence is that, as VGS increases, the drain current saturates well before pinch-off 
occurs. As shown in Figure 1-7a), carriers reach velocity saturation if VDS exceeds VD0<VGS-VTH, 
yielding a constant current quite lower than that obtained if the device saturated for VDS>VGS-VTH. 
Moreover, as can be seen from Figure 1-7b), since an increment in VGS gives a smaller increment for 
ID when velocity saturation occurs, the transconductance is also lower than that predicted by the 
square law.  
1.3. FinFET Technology 
Bulk CMOS technology has led to a steady miniaturization of transistors with each new generation, 
yielding continuous performance improvements. However, according to the ITRS [24], the scaling of 
        
Figure 1-6: Overall variation of output resistance as a function of VDS [7] 
    
Figure 1-7: Effect of velocity saturation: a) premature drain current saturation, b) reduction 
of transconductance. [8] 
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bulk CMOS to sub-22-nm gate lengths faces several significant challenges: short-channel effects, high 
sub-threshold leakage, device-to-device variations, etc. With superior ability in controlling the short-
channel effects, lower leakage, and better yield in aggressively scaled CMOS processes, FinFET has 
been introduced to substitute the conventional transistor in sub-22nm region and beyond. 
1.3.1. FinFET structure 
Figure 1-8 shows the structure of FinFET in which the body is a thin piece of silicon shaped like a 
fish fin. It is created with the usual patterning and etching processes. The fin can be constructed on 
SOI or the lower-cost bulk substrates. The fin is then coated with gate dielectric and the gate can be 
fabricated much as in a planar MOSFET because the fin is shorter than the thickness of the gate 
material. If the fin is thin enough, with TSI no larger than Lg, there is no leakage path far away from 
the gates and the short channel effect are very well suppressed. The significance is that a new avenue 
for scaling was introduced: Lg can be scaled by scaling the fin thickness. If lithography and etching 
can produce 5nm Lg, for example, they can produce 5nm TSI. Therefore the condition TSI~Lg can 
always be satisfied. FinFET provides a long list of other important advantages [9].  
Because the short channel effects are so well controlled in FinFET, the body does not need any 
significant impurity doping. Therefore, random dopant fluctuation, the major contributor to device 
variation, is eliminated. In addition, FinFET subthreshold swing is basically the theoretical best case, 
62mV/decade at room temperature. Larger on-state current of FinFET comes from two reasons: first, 
carrier mobility is higher with ionized dopant scattering eliminated due to the smaller electric field 
normal to the interface; and second, there is no body effect. 
 
Figure 1-8: FinFET with a thin body TSi~<LG dramatically reduces short 
channel effects including device variation and IOFF [10] 
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1.3.2. FinFET device 
As can be seen from Figure 1-9, the width of a FinFET is quantized due to the vertical gate 
structure. The fin height determines the minimum transistor width (Wmin). With the two gates of a 
single-fin FET tied together, Wmin is: Wmin = 2 × Hfin + Tsi, where Hfin is the height of the fin and Tsi is 
the thickness of the silicon body as shown in Figure 1-9. Hfin the dominant component of the transistor 
width since Tsi is typically much smaller than Hfin. Since Hfin is fixed in a FinFET technology, multiple 
parallel fins are utilized to increase the width of a FinFET. The total physical transistor width (Wtotal) 
of a shorted-gate (SG) FinFET with n parallel fins is Wtotal = n × Wmin = n × (2 × Hfin + Tsi). The two 
vertical gates of a FinFET can be separated by depositing oxide on top of the silicon fin, thereby 
forming an independent-gate (IG) FinFET as shown in Figure 1-9b). 
1.4. Conclusion 
In summary, this chapter presents an overview of the scaling process of conventional CMOS 
together with its constraints in terms of short-channel effect and leakage current. The new generation 
of transistor called FinFET has emerged as a promising candidate to substitute the old one. With 3D 
structure, FinFETs employ very thin undoped body to suppress subsurface leakage paths and, hence, 
reduced short-channel effects. An undoped or lightly doped body eliminates threshold voltage 
variations due to random dopant fluctuations. In the next chapter, the particular characteristic of 
FinFET will be investigated. As consequence, several applications of FinFET IC design are discussed 
such as: NAND gate, Flip-Flop, SRAM to validate the superior ability of FinFET to overcome the 
sizing obstacle while sustaining the Moore’s law. 
 
 
Figure 1-9: FinFET structure a) 3D structure of a one-fin shorted-gate FinFET 
b) 3D structure of a one-fin independent-gate FinFET [11] 
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Chapter II 
FinFET Circuits Design 
FinFETs are promising replacement for bulk CMOS at the sub-22nm technology. FinFET are 
double gate devices in which two gates of a FinFET can either be shorted for higher performance or 
separately controlled for lower leakage or reduced transistor count. As a result, IC designers have a 
variety of options to design Very-large-scale integration (VLSI) chips. This chapter provides an broad 
perspective on various interesting FinFET logic design styles, novel circuit designs and layout 
considerations. 
2.1. Introduction 
As the microelectronics industry has advanced, the growth of chip density and operating frequency 
make power consumption in battery-operated portable devices become a substantial concern. Thus, 
the main design goal for VLSI designers is to meet performance requirements with a given power 
budget. Therefore, power efficiency has been increasingly importance. This chapter explores how 
circuits based on FinFETs, an emerging transistor technology that is likely to supplement or supplant 
bulk CMOS at 22-nm and beyond, offer interesting delay–power tradeoffs. 
The continuous miniaturization of metal-oxide-semiconductor field-effect transistors (MOSFETs) 
with the appearance of new generation of CMOS technology after each 2 years has provided us with 
improved circuit performance and cost per function over several decades. However, continued 
transistor scaling will not be straightforward in the sub-22n regime. The main challenges is the 
diminishing gate control over the channel, which manifests itself in the form of increases short-
        
Figure 2-1: Single-fin and multiple-fin FinFET devices [Intel] 
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channel effects (SCE) and leakage currents. One approach to countering these effects is by 
introducing new materials for enhanced performance, either into the gate stack, channel, or the 
Source/Drain extension regions. Therefore, FinFETs have been proposed as a promising alternative 
for addressing the challenges posed by continued scaling. Additionally, the fabrication of FinFETs is 
compatible with that of conventional CMOS, thus making possible very rapid deployment to 
manufacturing. 
Figure 2-1 exhibits the structure of multi-fin FinFET. The FinFET device comprises a thin silicon 
body with the thickness TSI, wrapped by gate electrodes. The conducting channel is formed 
perpendicularly to the plane of the wafer. Due to this reason, the device is termed quasi-planar. The 
independent control of the front and back gates of the FinFET is achieved by etching away the gate 
electrode at the top of the channel. The effective gate width of a FinFET is 2nh where n is the number 
of fins and h is the fin height. Thus, wider transistors with higher on-currents are obtained by using 
multiple fins. 
2.2. Operating modes of FinFET devices 
Recently, three modes of FinFET logic gates have been investigated and employed [12] as shown in 
Figure 2-2: 
 Shorted-Gate (SG) mode, in which FinFET gates are tied together [13].  
 Low-Power (LP) mode, in which the back-gate bias is tied to a reverse-bias voltage to reduce 
subthreshold leakage. 
 Independent-Gate (IG) mode, in which two independent signals drive the two device gates. 
Compared with CMOS, FinFET provides IC designer with more operating modes and the 
understanding of each mode is essential. Hence, the characteristic of the FinFET device is carried out. 
SPICE-simulated DC transfer characteristics, that is, Ids vs. Vgfs, for a 32-nm n-type FinFET are shown 
in Figure 2-3. Here Vgfs denotes the potential difference between the front gate (gf) and source 
Figure 2-2: The operation modes of FinFET devices [14] 
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terminals. The transistor’s source terminal was tied to ground for these simulations and the drain was 
tied to the power supply. Transfer characteristics are presented for various operating modes mentioned 
thereto. The Predictive Technology Model (PTM) SPICE model [15] was used for 32-nm FinFET 
simulations. The power supply was fixed at 0.9 V and all devices have the same channel length and 
width. Curves corresponding to SG, LP, and IG modes of operation are indicated in comparison with 
NMOS transfer characteristic.  
As can be seen from the Figure 2-3, the SG mode has the biggest Ion current which is twice bigger 
than Ion of NMOS. As the transistor is turned off, FinFET devices show outstanding feature. The 
leakage current of FinFET in SG and LP mode are nearly 400 times smaller than one of NMOS. 
Specifically, in IG mode, FinFET offer a similar Ion and Ioff current with NMOS device. 
2.3. FinFET IC Designs 
2.3.1. Design of NAND gates 
Figure 2-4 illustrates the implementation of a two-input NAND gate by using the above modes of 
FinFET. A hybrid IG/LP-mode NAND gate, which employs a combination of LP and IG modes is also 
presented. Similarly, other Boolean functions can be implemented in CMOS styles in each of the 
above-mentioned modes. Vhi and Vlow are the corresponding reverse-bias voltages. 
The SG-mode NAND gate can be obtained by directly translating the CMOS NAND design to 
FinFETs, while retaining the same sizing. Table 1 reports delay measurements obtained using 
HSPICE, under three load conditions: unloaded and with loads of 4 (FO4) and 20 (FO20) minimum-
sized SG-mode FinFET inverters, respectively, for each design mode. An input slope of 5 ps was used 
 
Figure 2-3: Simulated Ids vs Vgfs characteristics for 32-nm N-type FinFET in different modes. 
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to drive the gates. 
In the LP-mode gate, the drive strength of every FinFET is reduced equally. As expected, the 
average delay of the LP-mode gate is almost twice that of the SG-mode gate. On the other hand, the 
input capacitance of an LP-mode gate is only half that of an SG-mode gate, because only one FinFET 
gate is driven by the input signal. More significantly, leakage power, averaged over all input 
combinations, is reduced by over 90% because of threshold voltage control. 
The IG-mode gate was designed to have asymmetric rise and fall delays. Only one transistor gate is 
used for pull-up in the IG-mode NAND gate. To achieve balanced rise and fall delays, the pull-up 
would need to be scaled up. However, the use of equally sized pull-up and pull-down network yields 
savings in area, input capacitance, and diffusion capacitance at the gate output. As a result, under 
unloaded conditions, the IG-mode NAND gate has an average delay comparable to, or even better 
than, the SG-mode NAND gate, but consumes less area and power. Unfortunately, the asymmetry in 
the pull-up and pull-down drive strengths of an IG-mode gate can lead to large disparities in the rise 
and fall delays under conditions of greater load. If both transitions through a gate are critical, an IG-
mode gate may not be suitable. 
 
Figure 2-4: Different FinFET-based NAND gate designs [14] 
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As an alternative, IG/LP mode is a hybrid design of IG mode and LP mode. In the fashion of an IG-
mode gate, in the IG/LP-mode, parallel transistors, that is, the pull-up for a NAND and pull-down for 
a NOR gate, are merged. However, unlike the IG-mode design, delays are balanced by reducing the 
strength of the complementary series structure. This can be seen by comparing the IG- and IG/LP-
mode NAND gate results in Table 2-1. 
Strength reduction is achieved by tying the back gates of FinFETs in series to a strong reverse bias. 
Essentially, the faster transition is slowed down to match the transition made slow by merging 
transistors, in exchange for significant savings in leakage. At first sight, this might seem to be a large 
loss in performance. However, often an IG/LP-mode gate has better worst-case rise and fall delays 
than its IG-mode counterpart. For instance, IG/LP-mode NAND gates actually have a worst-case (rise) 
delay that is smaller than or comparable to their IG-mode counterparts, under all load conditions, 
because of reduced competition from the pull-down network during a rising transition at the output.  
2.3.2. Design of Latches and Flip-Flops 
The conventional latch in CMOS technology basically consists of a cross-coupled inverter pair, a 
driver inverter, and a transmission gate controlled by the clock signal as shown in Figure 2-5. The 
advantages of this latch are the reduced clock load and the lower transistor count as compared to 
Table 2-1: Transistor sizing, input capacitance leakage current, and delay measurement for the 
NAND gates in Figure 2-4 
 
 
Figure 2-5: The operation mode of FinFET device 
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transmission-gate register. The transmission gate (T1) and its source driver must overpower the 
feedback inverter I2 to switch the state of the cross-coupled inverter. The sizing requirements for the 
transmission gates can be derived by using an analysis similar to the one used for the sizing of the 
level-restoring device. The input to the inverter I1 must be brought below its switching threshold in 
order to make a transition. If minimum-sized devices are to be used in the transmission gates, it is 
essential that the transistors of inverter I2 should be made even weaker. To be able to transfer new data 
into this latch, the driver inverter (I1) and the transmission gate (T1) must be stronger as compared to 
the feedback inverter (I2) 
A new latch (IG Latch) based on independent-gate FinFETs [ref] is presented. IG Latch is 
illustrated in Figure 2-6. The latch operates as follows. When the clock signal is low the transmission 
gate (M3 and M4) is turned off and the latch is off. The cross-coupled inverters maintain the state of 
the latch. When the clock signal transitions high, the transmission gate is turned on and the latch 
becomes transparent. The new data is transferred to the latch with brute-force. With the independent-
gate-bias technique, the driver inverter (M1 and M2) and the transmission gate (M3 and M4) produce 
more current as compared to the feedback inverter (M7 and M8) without the need for over-sizing the 
input stage.  
The transistors in the feedback path are intentionally weakened by operating in the single-gate 
mode (the back gates of M8 and M7 are connected to VDD and GND, respectively) in order to reduce 
the power consumption while maintaining the speed with the new latch. With such configuration I1 
(M1 and M2) and T1 (M3 and M4) can be sized minimum while still being able to overpower the 
 
Figure 2-6: The Independent-Gate (IG) Latch [16] 
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feedback inverter (M7 and M8) when the latch is transparent. The Flip-Flop is constructed by merging 
the master and slave IG Latch as depicted from Figure 2-7. 
2.3.3. Design of SRAM 
The design considerations for the reliable operation of the 6T FinFET SRAM circuits are provided 
in this section. The data stability of a memory circuit is most vulnerable to external noise during a 
read operation due to the intrinsic disturbance produced by the direct data-read-access mechanism of 
the standard 6T SRAM cells. The structure CMOS SRAM is exhibited in Figure 2.8. 
 
Figure 2-8: SRAM structure 
 
Figure 2-7: The Independent-Gate (IG) Flip-Flop [16] 
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In order to maintain the read stability, the current conducting capability of the pull-down transistors 
(M1, M3) must be higher as compared to the access transistors (M5, M6). Alternatively, for write ability, 
the current conducting capability of the access transistors must be stronger as compared to the pull-up 
transistors (M2, M4).  
 Two IG-FinFET 6T SRAM cells are presented in this section. The idle mode leakage power 
consumption is reduced with the IG-FinFET SRAM cells while enhancing the data stability and the 
integration density as compared to the CMOS SRAM circuits. All of the transistors in the two 
independent-gate SRAM cells have single fin (minimum width) as shown in Figure 2-9. 
With the first independent-gate FinFET SRAM cell (IG SRAM-I), the pull-down transistors in the 
cross-coupled inverters are SG FinFETs. Alternatively, the pull-up transistors in the cross-coupled 
inverters and the access transistors are LP FinFETs operating in the low-power mode. The access 
transistors act as high-Vth devices. The disturbance caused by the direct-data-access mechanism 
during read operations is therefore suppressed without the need for increasing the sizes of the 
transistors within the cross-coupled inverters. The data stability is enhanced and the standby leakage 
 
Figure 2-9: The Independent-Gate (IG) SRAM cells a) IG SRAM-I b) IG SRAM-II [17] 
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power consumption is reduced while maintaining functionality (sufficient read SNM and write ability) 
with minimum sized transistors. 
With the second independent-gate FinFET SRAM cell (IG SRAM-II) the transistors in the cross-
coupled inverters are SG FinFETs. Alternatively, the access transistors are independent-gate FinFETs. 
The unique Vth modulation aspect of IG FinFETs through selective gate bias is exploited with the 
second IG-FinFET SRAM cell by dynamically tuning the read and write strength of the access 
transistors. IG SRAM-II provides two separate data access mechanisms for the read and write 
operations. One gate of each access transistor is controlled by a Read/Write signal (RW).  
2.4. FinFET Layout Design  
The design of digital VLSI circuits is often based on the standard cell approach, an understanding 
of layout issues in SG/IG-mode standard cells is important. A FinFET transistor with a single fin 
implements a device with channel width Wmin. Therefore, the minimum channel width allowed in 
FinFET is Wmin and greater values of W are achieved by connecting in parallel a number NFIN of fins 
equal to W/Wmin. From Figure 2-10b), the area occupied by the fins in a FinFET device is proportional 
to (NFIN-1).PFIN, where PFIN is fin pitch defined as the distance between the middle sections of two 
contiguous fins. Since a significant fraction of device layout is occupied by the fins, at the process 
level the transistor area can be reduced by reducing the fin pitch PFIN and the number of fins NFIN for a 
given channel width.  
As can be seen from Figure 2-10 b) and c), a single vertical gate strip is used in SG FinFETs, 
whereas in IG FinFETs the front and back gates have separate contacts, hence the fin must be spaced 
 
Figure 2-10: a) Bulk device layout (W=Wmin), b) SG FinFET layout (NFIN=4), c) IG FinFET layout 
[18] 
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enough to accommodate for the in-between contact. As a consequence, in IG FinFETs the fin pitch is 
significantly higher than the minimum value permitted by the technology. More precisely, from Figure 
2-10c), the fin pitch in 4T FinFETs is given by TSI+ DR1+2(DR2+DR3). From the comparison with of 
SG FinFETs, the fin pitch of IG FinFETs turns out to be about 50% greater than that in lithography-
based SG FinFETs.  
The area of SG and IG FinFETs was also evaluated in more practical structures that are employed 
in digital circuits, i.e., stacked and multifinger transistors. The former are widely employed in the 
implementation of series transistors in standard cells. The latter ones consist of multiple gate strips 
adjacent to alternating source-drain diffusions, and are used to implement very wide transistors with 
constrained layout height (Figure 2-11). Analysis of the layout of two- and three-finger devices 
showed that the area ratio between SG (IG) FinFETs and bulk devices differs from the previously 
discussed case of a single device by less than 10%–15%, so the above results still apply. For example, 
under hFIN/TSI=2, the two-finger SG (IG) transistor has a 15% lower (7% higher) area ratio, compared 
with the single device.  
2.5. Conclusion 
This chapter has introduced an overview of advantages of new 3D transistor-FinFET in IC design. 
It is seen that FinFETs are double gate devices in which two gates of a FinFET can either be shorted 
for higher performance or separately controlled for lower leakage or reduced transistor count. As a 
result, IC designers have a variety of options to design Very-large-scale integration (VLSI) chip such 
as logic gates, flip-flops, SRAM. In the next chapter, the case study will be presented. The work will 
provide new perspectives in utilizing FinFET in circuit design that is promising in the FinFET era.  
 
Figure 2-11: a) Bulk device layout (W=Wmin), b) SG FinFET layout (NFIN=4), c) IG FinFET layout 
[18] 
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Chapter III  
A novel methodology for speeding up 
IC performance in 32 nm FinFET 
This chapter presents a novel methodology for IC speed-up in 32nm FinFET. By taking advantage 
of independently controlling two gates of IG-FinFET, we develop the boosting structures that can 
improve the signal propagation on interconnect significantly. Furthermore, the circuit area and power 
dissipation issues are also taken into account. With the addition of boosting path, the full booster can 
reduce the delay of interconnect as much as 50% while consuming merely more than 18% of power. 
In the high-speed and low-power IC designs, the proposed boosting structure gives circuit designers 
several options in the trade-off between the power consumption and high performance which play an 
important role in application-specific integration circuits in the 22nm node and beyond.   
3.1. Introduction 
The rapid development of digital IC nowadays has made a great demand on chip manufacturers in 
speeding up the performance while consuming no extra energy. There are numerous approaches to 
enhance the chip operation and the interconnect delay has become one of the biggest bottlenecks in 
high speed ICs. Therefore, dealing with interconnect lines is crucial for speed-up. The conventional 
CMOS repeater was introduced as a promising technique to reduce the delay of signal propagation. 
Furthermore, the emergence of FinFET provides a thriving solution in the scalability of IC designs to 
replace the traditional MOSFET because of its powerful ability in controlling leakage and minimizing 
short channel effects while delivering a strong drive current [19]. The additional back gate of FinFET 
gives IC designers more alternatives. For instance, if the transistor is ON (the front gate voltage is 
VDD for n-type), the back gate can be biased to VDD to generate a bigger current that can speed up 
the switching. Similarly, the back gate can be biased to GND (or even negative) when the transistor is 
OFF (the front gate voltage is 0 for n-type) to alleviate leakage current. To achieve this, we can simply 
tie the front gate and back gate together. The FinFET configured this way is called a shorted-gate 
FinFET or SG-FinFET [20]. On the other hand, with two separate gates, FinFET can be controlled 
flexibly, and most recent circuit research, such as SRAM [3], concentrate on exploiting the back gate 
biasing to improve the circuit performance.  
From an interconnect perspective, we develop a novel architecture to boost the signal propagation 
speed by using the repeater that consists of two independent gate (IG) FinFET inverters. The back 
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gates of p-type and n-type FinFET are tied together to form the back gate of IG-FinFET inverter as 
shown in Figure 3-1a). The proposed architecture is validated by comparing the performance and 
power consumption with the conventional CMOS repeaters and SG-FinFET repeaters. The chapter is 
organized as follows: Section 3.2 briefly introduces the characteristics of IG-FinFET. Section 3.3 
proposes the boosting structures to improve IC performance, and Section 3.4 concludes our work. 
3.2. IG-FinFET Characteristic 
Flexible controlling of threshold voltage (VTH) is known as a noteworthy attribute of IG-FinFET for 
IC designers to apply in high performance IC fabrication. Our research focuses on using such 
properties, particularly, utilizing one gate to control the threshold voltage of the other gate to speed up 
the chip operation dynamically. Extracted from the I-V characteristic with constant current approach, 
the front gate’s threshold voltage as a function of back gate voltage (Vbg) for 32nm N-type FinFET is 
illustrated in Figure 1. It clearly demonstrates that the front gate’s threshold voltage is drastically 
decreased if Vbg is high or the threshold voltage increases as the Vbg decreases. Increasing Vbg to more 
than 0.3V leads to a 40% reduction in VTH meaning that switching takes place faster. The researchers 
in [21] and [22] succeeded in taking advantage of this characteristic of FinFET to synthesize the 
circuitry, therefore, significantly reducing the number of transistors.  
From circuit design perspective, a double-gate FinFET can be considered as two MOS transistors 
connected in parallel. Hence, the overall switching speed of the FinFET device depends on the VTH of 
the front gate that drives signals while the back gate takes on the responsibility of adjusting VTH. This 
observation of the controllable threshold voltage of FinFET reveals that the signal transmission on the 
critical path can be boosted as long as we lower the VTH of the front gate before the signal reaches the 
gate terminal. 
 
Figure 3-1: a) Three types of inverters in this work,  
         b) The front gate’s threshold voltage as a function of back gate voltage for n-type FinFET 
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Figure 3-3: The structures to improve the signal propagation:  
a) Repeaters with SG-FinFET (or CMOS), b) Full booster with IG-FinFET;  
3.3. Novel structure for high performance Digital IC 
The foregoing discussion demonstrates that if the VTH of IG-FinFET is forced to be reduced before 
the arrival of the input signal at the front gate, the propagation through the transistor will happen more 
rapidly. The key point is that the VTH is already controlled to wait for the propagating signal in the 
critical path. Based upon this observation, we propose a novel architecture to boost the speed of signal, 
thus improving the performance of digital IC.   
The common approach to driving a long interconnect line is dividing it into smaller ones and 
inserting CMOS repeater between each segment. Each segment of interconnect with a specific 
dimension (0.116um thickness and height, 0.061um width and space, variable length (i.e. L um) and 
2.8 dielectric constant) are modeled by the distributed RC model (Figure 3-2) and computed as in [15]. 
Basically, the SG-FinFET repeater can directly substitute the CMOS one as illustrated in Figure 3-3a). 
 
Figure 3-2: Distributed RC line. 
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For high performance, as shown in Figure 3-3b), we develop a novel configuration by forming the 
first stage with a SG-FinFET repeater while IG-FinFET repeaters are utilized for the second and third 
stage. These repeaters are named IG-Repeater I and IG-Repeater II, respectively. Each IG-Repeater 
has two back gates from two inverters inside it, namely BG (1), BG (2) of IG-Repeater I, and BG (3), 
BG (4) of IG-Repeater II (Figure 3-2b). In addition, another path called a boosting path is extracted 
from the input and ends at IG-Repeaters’ back gates. This boosting path runs parallel to the critical 
path. From Figure 3-2b), it is noted that the length of the boosting path (2L) equals two-third lengths 
of the critical path (3L). One more SG-FinFET inverter is added before BG (2) and BG (4) so that the 
boosting signal has the same value as the input signal of the second inverter in each IG-Repeater. This 
configuration is named the full booster. 
As can be seen in Figure 2b, the input signal follows two directions: the critical path and the 
boosting path. Assuming that the delay of inverter and interconnect segment are tinv, ti, respectively. 
The signal on critical path spends (2tinv+ti), (3tinv+ti) arriving at the first and second inverters of IG-
Repeater I, and (4tinv+2ti), (5tinv+2ti) arriving at the first and second inverters of IG-Repeater II, 
respectively. Meanwhile, it merely takes ti, (tinv+ti), 2ti, and (tinv+2ti) for the signal on the boosting path 
to appear at BG (1), BG (2), BG (3), and BG (4), respectively. Note that the signal on the boosting 
path arrives at IG-FinFETs’ back gates in advance, as a result, lowering the VTH to accelerate the 
transmission of the signal on the critical path.  
Using HSPICE, we generate the netlist of the booster structure with 32nm FinFET that is extracted 
 
 
Figure 3-4: Signals at front gates of 1st, 2nd inverters of IG-Repeater I and the 
boosting signals at BG (1) and BG (2). 
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from [6]. Since the designs of IG-Repeater I and IG-Repeater II are identical, we only show the 
waveforms of the input and the boosting signal of IG-Repeater I (Figure 3-4). As expected, the 
boosting signals at BG (1) and BG (2) arrive earlier than the input signals of the first and the second 
inverters of IG-Repeater I, thus our preceding claim is verified. To provide circuit designers more 
options regarding the trade-off between performance and circuit area, a simpler boosting 
configuration is created by employing only BG (1) and BG (3), it is named single booster. Particularly, 
instead of boosting both inverters of IG-Repeater in the full booster, the single booster only affects the 
first inverters in each repeater, thus saves the circuit area by eliminating the SG-FinFET inverters 
before BG (2) and BG (4). The following section will discuss the performance, circuit layout, and 
power consumption of proposed booster in more detail. 
3.4. Experimental evaluation and simulation results 
We compare the performance of the repeater structures (two conventional designs: 32nm MOSFET, 
32nm SG-FinFET and two novel designs: 32nm IG-FinFET with a single booster and a full booster) 
to evaluate our proposals. 
Normalized delay measurements for a wide range of the interconnect lengths including the 
proposed structures are shown in Figure 3-5a). At a short interconnect (i.e., L=100um), while using 
repeaters with SG-FinFET brings only a 10% speedup compared to the bulk CMOS technology, the 
single booster can reduce the delay as much as 40%; especially, the full booster alleviates it by over 
50%. When each segment becomes longer (i.e. L=500um), our proposed structures still enhance the 
repeaters’ speed effectively by 20% and 30% with less propagation delay of single booster and full 
booster scheme, respectively. 
From a circuit layout perspective, in Figure 3-3b), the boosting architecture has a large circuit area 
as a result of the addition of the routing and SG-FinFET inverters in the boosting path. Furthermore, 
the utilization of FinFET technology instead of conventional bulk CMOS also leads to the growth of 
the layout area. Particularly, in comparison with 4X 32nm-CMOS inverters, the specifications of 
32nm-FinFET devices (for both SG- and IG- FinFET) are set up as follows: LFIN=32nm, HFIN/TSi=2, 
WFIN/WFIN-min=4 where LFIN, HFIN, WFIN are the length, height, width of the fin, respectively; and TSi is 
the thickness of the silicon. By such given parameters, it is demonstrated in [18] that the layout area 
of IG-FinFET is roughly equal to 1.5 times one of 4X CMOS whereas SG-FinFET and CMOS device 
occupy the same area. Note that IG-FinFET has larger layout since in addition to three conventional 
terminals (i.e., gate, drain and source) of bulk CMOS as well as SG-FinFET, the appearance of back 
gates necessitates more occupation for their contacts. Additionally, the increment of layout area causes 
more power being consumed and Figure 3-5b) shows the power consumption comparison of boosters’ 
24 
 
architectures normalized to CMOS repeater. It is indicated that the single booster and the full booster   
consumed about 10% and 18% more power, respectively than the CMOS repeater scheme at 1500um 
of total interconnect length (3L).  
In general, to employ the booster circuits to drive a long interconnect (i.e., 3L>1500um), the 
boosters can be assembled in series such that each one only takes responsibility to drive a short 
interconnect (300-1500um). As a result, this booster technique can be applied to any interconnect line 
with an arbitrary length. 
3.5. Conclusion 
This work has introduced a novel methodology for IC speed-up in 32nm FinFET. By taking 
advantage of independently controlling two gates of IG-FinFET, we developed the boosting structures 
that can improve the IC performance significantly. Moreover, the circuit area and power dissipation 
issues are also considered. With the addition of a boosting path and the 1.5 times larger layout of the 
32nm IG-FinFET compared to 32nm bulk CMOS, the full booster can reduce the delay of 
interconnect as much as 50% while consuming merely more than 18% of power than the conventional 
CMOS. Therefore, the proposed technique may play an important role in high speed IC, especially 
since the critical path delay lowers overall performance of the chips. The effect of this technique on 
overall power consumption and layout optimization requires further research. 
 
  
   
Figure 3-5: a) Propagation delay comparison, b) Power consumption comparison 
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Chapter IV 
32 nm FinFET-based 0.7-to-1.1 V 
Digital Voltage Sensor with 50 mV Resolution 
FinFET devices with superior ability in controlling leakage and minimizing short channel effects 
are anticipated to replace CMOS devices in the near future. This chapter presents a design of voltage 
sensor in 32 nm FinFET. Based on the operation of a p-type FinFET in low-power mode and 
independent-gate mode, a new technique for designing a controllable delay element (CDE) with high 
linearity is presented. Then, we develop a 9-bit digital voltage sensor with a voltage range of 0.7 – 1.1 
V and 50 mV resolution. The proposed voltage sensor can operate with ultra-low power, a wide 
voltage range, and fairly high frequency (i.e., 100 MHz). 
4.1. Introduction 
Scaling of the MOSFET device has delivered astounding increases in transistor density and 
performance, leading to more functionality at higher speed in a single chip. However, leakage and 
short channel effects are making silicon-based transistors unreliable as the process continues to shrink 
[22]. Fin-type field-effect transistors (FinFETs) are emerging as a promising substitute for bulk 
CMOS at the 22 nm node and beyond. The additional back gate of the FinFET gives circuit designers 
many options and abundant design space. The two gates of a FinFET can be either shorted for higher 
performance or independently controlled for lower leakage or reduced transistor count [13]. In general, 
there are three modes for FinFET logic gates: (1) shorted-gate (SG) mode, in which two FinFET gates 
are tied together; (2) low-power (LP) mode, in which the back-gate bias is tied to a reverse-bias 
voltage to reduce subthreshold leakage [13]; and (3) independent-gate (IG) mode, in which 
independent signals drive the two gates separately.  
Owing to increasing chip density and aggressive scaling, the performance and power of a chip vary 
with numerous parameters, such as process corners, voltage, and temperature. Therefore, accurate 
understanding of these parameters provides circuit designers with many benefits in improving the 
behavior of a chip. Moreover, low-voltage scaling of CMOS circuit stems from two unscalable device 
parameters: the first is the high value of the lowest necessary threshold voltage Vt( that is Vt0) of 
MOSFETs needed to keep the subthreshold leakage low. Although many intensive attempts to reduce 
Vt0 through reducing leakage have been made since the late 1980s, Vt0 is still not low enough to reduce 
the operating voltage VDD to the sub-1V region. The second is the variation in Vt (that is ∆Vt) that 
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becomes more dominant in the nanoscale era. The ∆Vt caused by the intrinsic random dopant 
fluctuation (RDF) is the major source of various ∆Vt components. It increases with the device scaling 
and thus intensifies various detrimental effects such as variations in speed (and delay) and/or the 
voltage margins of circuits, and it significantly increases the soft-error rates in RAM cells and logic 
gates. To offset such effects, VDD must be increased with device scaling which causes an increase in 
the power dissipation as well as degrades the device reliability due to increased stress voltage. As a 
consequence, even though the scaling of CMOS reaches 32nm the supply voltage is still around 0.9V 
[23]. As voltage variation has become one of the major sources of uncertainty, monitoring accurate 
voltage fluctuation around supply voltage (i.e. ±20% VDD) is becoming important. 
 In this chapter, a design for a FinFET-based 9-bit digital voltage sensor is presented. By exploiting 
the ability to independently control the two gates of a p-type FinFET in low-power mode, we propose 
a novel technique for designing a controllable delay element (CDE) that effectively governs the 
propagation of a clock input. The simulation results show that the proposed voltage sensor can operate 
with ultra-low power, a wide voltage range, and fairly high conversion rate.  
This chapter is organized as follows. In section 4.2, we briefly introduce the related work. The 
following section presents the motivation of our work and definition of CDE. The proposed voltage 
sensor is presented in section 4.4. In order to validate our proposal, simulations are carried out, and 
the results are shown and compared to previous works in section 4.5. Finally, the robustness to 
process variation is evaluated in 4.6 and we conclude our work in section 4.7. 
4.2. Related Works 
The authors in [29] have proposed an architecture for fully digital ADC where the delay element is 
the main building as shown in Figure 4-1a). The rising edge of the clock signal ΦIN goes through the 
delay unit and by using an analog VIN as supply voltage of the inverter. Hence the start pulse suffers a 
delay which is a function of VIN. Using a series of flip-flops to measure this delay will output the 
 
Figure 4-1: Conventional controllable delay elements a)[29] b)[24]. 
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digital data.  
Another approach to designing a delay element is introducing current-starved inverters [24] 
(Figure 4-1b). In this modified inverter circuit, the maximal discharge current of the inverter is limited 
by adding an extra series device. The added NMOS transistor M3 is controlled by the VIN, which 
determines the available discharge current. Lowering VIN reduces the discharge current and, hence, 
increases high-to-low delay. In this way, the clock signal going through this circuit will be controlled 
effectively. 
Figure 4-2 exhibits the relationship between delay and VIN in the two conventional delay elements. 
The voltage supply (VDD) for the 32 nm CMOS is 0.9V. As can be seen from Figure 4-2, provided 
that the fluctuation region of VDD ranges between 0.8V and 1.0V, both mentioned techniques cannot 
provide the linear relationship between VIN and delay in the demanded region (i.e. ±10% of VDD). 
Researchers in [25],[30] propose some techniques to overcome such limitations at the cost of complex 
designs as well as power consumption. 
4.3. The Controllable Delay Element 
4.3.1. p-type FinFET Characteristic 
As mentioned in Chapter 2, the FinFET device has three main operating modes, namely SG mode, 
LP mode and IG mode for both n-type and p-type FinFETs. In this work, the p-type FinFET is chosen 
for following reasons: From Figure 4-3, the Independent-Gate p-type FinFET is tested with 0.9V of 
power supply (VDD). The back gate voltage (Vbg) discretely increases from 0.7V to 1.1V with 50mV 
of one step while the front gate voltage (Vfg) rises steadily from 0 to VDD. Then the drain current (ID) 
is measured and plotted as in Figure 4-3. It is shown that the ID is reduced gradually as Vbg grows from 
 
Figure 4-2: Delay vs. VIN a)[29] b)[24]. 
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0.7V to 1.1V. By such observation, we propose a novel controllable delay element that is described 
clearly in the next section. 
4.3.2. Controllable Delay Element (CDE) 
As mentioned above, based on the operation of p-type FinFET, we present a new FinFET operation 
mode: low-power and independent-gate (LPIG) mode, in which the FinFET device operates in both 
modes simultaneously and obtains high linearity. In other words, the FinFET gates are controlled 
independently to monitor voltage change while maintaining low power consumption. In our work, the 
LPIG mode is applied to a voltage sensor that can sense input voltage in the range of 0.7 – 1.1 V at a 
high conversion rate (i.e., 100 MHz). 
Figure 4-4 shows our proposed CDE, in which FinFET-based buffers are used. As can be seen, a 
CDE consists of two inverters and two external capacitors, C1 and C2. The n-type FinFETs are biased 
in LP mode to minimize leakage; the p-type FinFETs operate in LPIG mode to measure voltage with 
                   
Figure 4-3: p-type FinFET characteristic: Drain current vs. Vfg (Vbg: 0.7-1.1V) 
 
 
Figure 4-4: Operating principle of the proposed voltage sensor 
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minimum leakage. The operating principle of the LPIG mode of the CDE is described as follows:.  
The supply voltage (VDD) of the 32 nm FinFET is 0.9 V. The clock signal comes in the front gates 
of both the n-type and p-type FinFET, while the measured voltage (VIN) within the range of 0.7 – 1.1 
V is tied to the back gates of the p-type FinFET (IG mode). Hence, the voltage between the back gate 
and source, Vbgs of the p-type FinFET, varies from -0.4 V to 0.2 V. Furthermore, according to [14], the 
threshold voltage of the back gates of the p-type FinFETs is |Vthgb| ≈ |-0.5 V| > |Vbgs|; thus, they are 
always turned off (LP mode). 
Furthermore, the model for the relationship between the threshold voltage at the front gate (Vthgf) of 
a FinFET and Vbgs is derived in [26] and can be simplified with the following equation: 
0
thgf bgs thgb bgs thgb
thgf 0
thgf                        
V (V V )   V V    (1)
V
V                                (2)
if
otherwise
     
  
where δ is a positive value determined by the ratio of the gate and body capacitances and V0thgf is 
the minimum observed Vthgf. The above equation is given for a p-type FinFET.  
From the above explanations, there are two important observations: First, because |Vbgs| < |Vthgb|, 
Vthgf depends on Vbgs according to (1). Second, when the voltage biased at the back gate of the p-type 
FinFET (VIN) increases, Vthgf will be reduced; hence, the drain current ID becomes smaller. It is found 
that if the external capacitors (i.e., C1 and C2) are inserted after each inverter, as shown in Figure 4-4a), 
the charging time of the capacitors can be managed effectively by controlling ID through the back 
gates of the p-type FinFET. Therefore, the ability to control the charging time of C1 and C2 leads to 
the controllable propagation delay of the clock input. 
 
Figure 4-5: Delay vs. VIN of the CDE 
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Figure 2 shows the relationship between the input voltage VIN and the propagation delay of the 
CDE when VIN increases gradually from 0.7 V to 1.1 V by increments of 50 mV. It can be seen that 
the propagation delay of the CDE is linearly proportional to VIN. The measured sensitivity of the CDE 
is ∆tp/∆VIN ≈ 180 ps/V, where tp is the propagation delay of the clock through the CDE. 
4.4. The proposed digital voltage sensor 
A conventional high-speed, high-resolution ADC is presented in [27], but the power consumption is 
extremely high (~ 49 mW) and the chip area is too large (1.2 mm2). The conventional ADC consists of 
a conventional operational amplifier. The cascode architecture of the conventional op amp, however, 
does not have enough headroom, so it is difficult to design for voltages below 1V. An ultra-low 
voltage voltage-to-time converter (ULV2TC), presented in [28], operates only in the subthreshold 
region in which the delay of the current-starved inverter has a nonlinear dependency on the control 
voltage. Hence, the 32 nm FinFET-based voltage sensor is proposed to overcome those issues. 
4.4.1. Circuit operation  
The proposed 32 nm FinFET-based voltage sensor, shown in Figure 4-6, consists of a controllable 
delay block, a calibration block, positive-edge flip-flops, and XOR gates. 
Figure 4-7 presents the operating principle of our design. After passing through the calibration 
block, the clock is separated by the delay buffers to create the lag between consecutive D inputs of the 
flip-flops. Simultaneously, the propagation of the clock is governed effectively by the controllable 
delay block in order to shift the rising edge of the clock into the gap between two adjacent D inputs of 
the flip-flops. The shifting delay of the rising edge of the clock is determined according to the value of 
VIN. At the Q outputs of the flip-flops, XOR gates are employed to detect the difference between two 
Figure 4-6: Proposed voltage sensor schematic 
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adjacent Q outputs. Note that there is only one output XOR gate that will have a high value. The 
lookup table for the sensor output is presented in Table 4-1. The table shows the corresponding 9-bit 
digital codes of the sensor outputs for several values of VIN. 
4.4.2. Calibration and controllable delay block  
The calibration block, shown in Figure 4-8, is a chain of six SG-FinFET repeaters. Each repeater is 
followed by a 10 fF external capacitor to calibrate the delay of the lowest voltage (i.e., 0.7 V) of the 
measurable voltage range. This determines when D1 begins to receive data.  
 
Figure 4-7: Operating principle of the proposed voltage sensor 
Table 4-1: Voltage Sensor Digital Code Table 
VIN 
Digital code 
V[0] V[1] V[2] V[3] V[4] V[5] V[6] V[7] V[8] 
0.7 1 0 0 0 0 0 0 0 0 
0.75 0 1 0 0 0 0 0 0 0 
0.8 0 0 1 0 0 0 0 0 0 
0.85 0 0 0 1 0 0 0 0 0 
0.9 0 0 0 0 1 0 0 0 0 
0.95 0 0 0 0 0 1 0 0 0 
1.0 0 0 0 0 0 0 1 0 0 
1.05 0 0 0 0 0 0 0 1 0 
1.1 0 0 0 0 0 0 0 0 1 
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As shown in Figure 4-9, the arrangement of eight CDEs in series shifts the rising edge of the clock. 
The number of CDEs is determined by the lag between two adjacent D ports. Then, the clock signal is 
enhanced by a SG-FinFET repeater inserted at the end of the line.  
 
Figure 4-8: Calibration block 
 
Figure 4-9: Controllable delay block 
 
Figure 4-10. Design of Latch 
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4.4.3. Latches and Flip-Flops 
The design of the latch is presented in Figure 4-10 [15]. Note that we intentionally weakened the 
feedback inverter (M7 and M8) by designing it to operate in LP mode (the back gates of M7 and M8 are 
connected to VDD and GND, respectively), in order to reduce power consumption while maintaining 
speed. The flip-flop is a combination of a master and a slave latch. 
4.5. Simulation Results 
In order to validate the circuit operation presented above, we conducted simulations by creating a 
schematic of the proposed designs in HSPICE, using a PTM model of a 32 nm FinFET [14]. All the 
device sizes are shown in the previous figures.  
The frequency of the external clock is 100 MHz. To examine the measurable voltage range, VIN is 
  
a)                                       b) 
Figure 4-11. Simulation results of VIN and VOUT 
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changed from 0.7 V to 1.1 V in 0.1 V increments, and then it is reduced from 1.05 V to 0.75 V in 0.1 
V decrements. The waveform of VIN and the corresponding VOUT waveforms are shown in Figure 4-
11a). The simulation results exhibit digital sensor outputs that match the values in Table I; thus, the 
proposed voltage sensor operates in precise accordance with the theoretical analyses presented in 
section III. More practically, the VIN is a random variable and hence the experiment with random input 
voltage is also carried out. The sinusoidal VIN with 200 mV amplitude fluctuating around supply 
voltage at 2.5 MHz is used for input voltage. As can be seen from figure 4-11b), the output catches the 
input properly such that in one cycle of clock, there is only one bit of VOUT get high value. 
 A comparison between our work and other works is shown in Table 4-2. As can be seen, at 100 
MHz of operation frequency with 20.6 µW of power consumption, the proposed voltage sensor can 
operate with ultra-low power, a wide voltage range (i.e., ±22% of the supply voltage), and fairly high 
conversion rate. 
4.6. Simulation in Process Variation 
In manufacturing, the process variation is one of the major issues degrading the circuit design. As a 
result, the process variation is taken into account in this section. Particularly, the channel length L of 
transistor is a parameter that is highly sensitive to the variation. Therefore, the variation of FinFET 
channel length is generated by using standard distribution for each level of input voltage. The standard 
deviation 3σ is set to be 10% of mean value of channel length (μ=32nm). Then the 1000 Monte Carlo 
simulations are conducted to observer the number of errors. 
Table 4-2: Voltage Sensor comparison 
 
 [30] [31] This work 
Supply Voltage (V) 5 1.2 0.9 
Power (µW) 5000 2100 20.6 
Process 
1.5 µm  
CMOS 
65 nm  
CMOS 
32 nm  
FinFET 
Measurement range (V) 0 – 5 0.8 – 1.8 0.7 – 1.1 
Resolution (V) 0.5 0.2 0.05 
Frequency (MHz) n/a 20.83 100 
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As can be seen from Figure 4-13, the number of errors over the nine voltage levels (0.7-1.1V) is 
fairly small. On average, the number of errors is just over 0.2%. An outstanding observation pointed 
out from this result is that the number of errors is biggest when the VIN equals 1.1V. This can be 
explained by the fact that when the VIN enters the region beyond 1.1V, the sensitivity of voltage sensor 
became smaller (Figure 4-5), thus it is quite sensitive to the process variation. 
4.7. Conclusion 
This work has introduced a novel design for a digital voltage sensor based on the 32 nm FinFET 
devices. By exploiting the independent control of the two gates of a p-type FinFET in low-power 
 
Figure 4-13. Robustness of proposed voltage sensor under process variation 
 
Figure 4-12. Standard deviation of channel length (3σ=10%) 
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mode, we can propose a new technique for designing a controllable delay element (CDE) that 
effectively governs the propagation of a clock input. Furthermore, compared to a conventional 
current-starved inverter, the CDE design has superior linearity in the relationship between control 
voltage and propagation delay. The simulation results show that the proposed voltage sensor can 
monitor a wide voltage range with high resolution, fairly high conversion rate, and ultra-low power 
consumption. 
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Chapter V  
Future works 
As IC industry are changing from CMOS to FinFET technology to overcome the challenges of 
short-channel effects and leakage current issues, the vast majority of attempts has been made to take 
the advantages of FinFET designs. The chapter III has introduced a technique to boost the signal 
propagating in the interconnect line. The contribution of second work in the chapter IV is the 
controllable delay element can be applied in Digital Voltage Sensor, ADC, DLL.. In this chapter, the 
future work of this thesis and promising application will be discussed. 
5.1. New structure of Digital Voltage Sensor   
In order to reduce the number of delay elements, the architecture shown in Figure 5-1can be used. 
In this architecture, the number of delay elements is drastically reduced at the expense of a counter. As 
illustrated in Figure 5-1, the output of the last CDE is fed back to the input of the one to form a delay 
loop.  
The counter counts the number of times that the start pulse travels through the delay loop. In the 
meantime, the output of the CDEs in the delay loop is latched. The digitized data in then obtained 
from the output of the two latches. 
 In fact, the latch placed at the output of the counter provides the most significant bits (N bits) and 
the latch placed at the output of the CDE provides the least significant bits. 
 
Figure 5-1. New structure of Digital Voltage Sensor 
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5.2. Delay-locked loop (DLL)   
A DLL in its simplest form consists of variable delay line and control logic. The delay line 
produces a delayed version of the input clock. The clock distribution network routes the clock to all 
internal registers and to the clock feedback. The phase detector will detect the difference between the 
input clock and feedback clock and send control signal to the filter block. Based on the phase error, 
the control voltage is generated form the filter (including charge pump) block.  
The DLL works by inserting delay between the input clock and the feedback clock until the two 
rising edges align, putting the two clocks 3600 out of phase (meaning they are in phase). After the 
edges from the input clock line up with the edges form the feedback clock, the DLL “locks”. 
 As long as the circuit is not evaluated until after the DLL locks, the two clocks have no discernible 
difference. Thus the DLL output clock compensates for the delay in the clock distribution network, 
effectively removing the delay between the source clock and its load. 
The control delay element presented in the chapter IV with a high linearity between input voltage 
and delay could be an appropriate candidate for the voltage-control-delay unit (VCDU) in Figure 5-2 
provided that the FinFET technology is interested. 
  
Figure 5-2. DLL Block diagram 
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Chapter VI  
Summary & Conclusion 
 
FinFETs are a promising substitute for bulk CMOS for meeting the challenges being posed by the 
scaling of conventional MOSFETs. Due to its double-gate structure, it offers innovative circuit design 
styles. In this thesis, the challenges of shrinking CMOS is clearly illustrated to obtain the intuitive 
understanding of short-channel effects and leakage currents as the channel length of transistor reaches 
22-nm node and beyond.  
Different kinds of cell libraries that are possible via SG-, LP-, IG-, and IG/LP-mode FinFET logic 
gates are explored. The FinFET-based circuits’ updates have also been mentioned in this thesis such as 
flip-flops, SRAM... The design space has been enriched by more designing options being discovered. 
The analyses on these applications show that by using the FinFET, the performance of circuit is 
improved significantly while occupying a small die area.  
Two independent-gate FinFET designs in our case study that exploits the separate controllability of 
multiple gates in 32-nm FinFET device are exhibited in thesis: 
 The first work presents a novel methodology for IC speed-up in 32nm FinFET. By taking 
advantage of independently controlling two gates of IG-FinFET, a boosting structures is 
developed to improve the signal propagation on interconnect significantly.  
 In the second work, a digital voltage sensor design is proposed. Based on the operation of a 
p-type FinFET in low-power mode and independent-gate mode, a new technique for 
designing a controllable delay element (CDE) with high linearity is presented. Then, we 
develop a 9-bit digital voltage sensor with a voltage range of 0.7 – 1.1 V and 50 mV 
resolution. The proposed voltage sensor can operate with ultra-low power, a wide voltage 
range, and fairly high frequency. 
Last but not least, the expansion of this thesis can be the closed-loop delay applied to digital 
voltage sensor with the ring structure of the delay elements. In this way, the number of controllable 
delay elements can be reduced at the cost of using counter. Additionally, provided that the FinFET 
technology is interested, the delay-locked loop to distribute the clock signal is also a promising circuit 
in which the proposed delay elements can be employed. 
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